International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 133 | Views: 266

Case Studies | Electronics & Communication Engineering | India | Volume 4 Issue 2, February 2015 | Popularity: 6.1 / 10


     

Modelling of All Optical Adders with Dispersion Managed Solitons Utilizing Cross gain Modulation in Semiconductor Optical Amplifiers

Agatha H., Arun Jose


Abstract: The need for high bit rate circuit is increasing day by day. Inorder to overcome the bitrate limitation caused by electronic signal processing All Optical Processing (AOP) is required. AOP deals with realising digital circuits using optical elements only. DM solitons have shown great opportunity in long distance high speed optical fiber communication systems because of their superb characteristics which are not achievable in conventional soliton based systems. All optical adders are modelled using suitable combination of AND, OR and XOR gates utilising Cross Gain Modulation (XGM) effect in SOA. In this paper all optical full adder and half adder are modelled using Dispersion Managed (DM) solitons as input pulse and utilising XGM in SOA at 100 Gb/s.


Keywords: Dispersion managed solitons, Semiconductor optical amplifier, Cross gain modulation, AND gate, OR gate, XOR gate


Edition: Volume 4 Issue 2, February 2015


Pages: 160 - 165



Make Sure to Disable the Pop-Up Blocker of Web Browser




Text copied to Clipboard!
Agatha H., Arun Jose, "Modelling of All Optical Adders with Dispersion Managed Solitons Utilizing Cross gain Modulation in Semiconductor Optical Amplifiers", International Journal of Science and Research (IJSR), Volume 4 Issue 2, February 2015, pp. 160-165, https://www.ijsr.net/getabstract.php?paperid=SUB151051



Similar Articles

Downloads: 3 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 12 Issue 3, March 2023

Pages: 79 - 81

Design of Low Power Logic Gates for VLSI Design Circuits

Telagamalla Gopi

Share this Article

Downloads: 3 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 12 Issue 3, March 2023

Pages: 470 - 472

Reduction of Leakage Power for VLSI Design Logic Gate Circuits

Kiran Renukuntla

Share this Article

Downloads: 104

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014

Pages: 2221 - 2224

Implementation of Low Power Ternary Logic Gates using CMOS Technology

V. T. Gaikwad, Dr. P. R. Deshmukh

Share this Article

Downloads: 106

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015

Pages: 2270 - 2274

Design and Simulation of NOT and NAND Gate Using Hybrid SET-MOS Technology

Daya Nand Gupta, S. R. P. Sinha

Share this Article

Downloads: 107

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 2276 - 2280

Implementation and Comparison of Tree Multiplier using Different Circuit Techniques

Subhag Yadav, Vipul Bhatnagar

Share this Article



Top