Downloads: 118 | Views: 236
Case Studies | Electronics & Communication Engineering | India | Volume 4 Issue 2, February 2015 | Popularity: 6.6 / 10
FFT with Minimum Hardware Utilization and Latency Using NEDA
Deepaa S S, Sheela Devi Aswathy Chandran
Abstract: New Distributed Arithmetic (NEDA) technique is being used in many digital signal processing systems that require MAC (multiply and accumulate) units. FFT (Fast Fourier Transform) is a method for computing the DFT with reduced number of computations. Distributed arithmetic technique is used to implement the sum of product terms and this technique uses ROM, Adder and Shifter for the purpose of implementation, but in NEDA technique only Adder and Shifter is used. So, the size of the architecture is reduced with respect to Distributed arithmetic technique, and thus the speed and throughput of the architecture is enhanced. The advantages of this method are reduced hardware and improved latency. The advantage of using Radix-4 algorithm is that it retains the simplicity of Radix-2 algorithm and gives the output with lesser complexity. Design of FFT using NEDA improves performance of the system in terms of speed, power and area. The VHDL language is used for coding, synthesis can be done by means of Xilinx-ISE and Model-Sim can be used for simulation.
Keywords: COrdinate Rotation DIgital Computer CORDIC, Distributed Arithmetic DA, Discrete Fourier Transform DFT, Fast Fourier Transform FFT, Multiply and Accumulate Unit MAC, New Distributed Arithmetic NEDA, Radix-4
Edition: Volume 4 Issue 2, February 2015
Pages: 2195 - 2198
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 108
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014
Pages: 2159 - 2163Performance Analysis of Multi-Carrier Modulation Techniques Using FFT, DWT and DT-WPT
Chitakani Ravi Kishore, Gadhe Jayanth Reddy, Murali Mohan K.V
Downloads: 108
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014
Pages: 1723 - 1726Low Power Spectral Analysis for Built in Self Test by Using System on Chip
L. Maheswari, B. V. P. Prasad
Downloads: 109
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 2689 - 2691VLSI Implementation of 2048 Point FFT
Zena Vatsa, Sumaya
Downloads: 119
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 1, January 2015
Pages: 730 - 734Analysis of FFT Based Spectrum Detection Model using Modified Periodogram Algorithm
C. Basavaraju, Dr. Chandrakanth.H.G
Downloads: 125
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015
Pages: 541 - 544Signal Analysis for High Speed Acoustic Data Using Acoustic Emission Analysis Tool
Shivani.G, Vandna.B