International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 122 | Views: 271

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 5, May 2015 | Popularity: 6.7 / 10


     

Area Efficient Fixed-Point LMS Adaptive Filter

Velloree Khuraijam


Abstract: The proposed design presents an efficient architecture for the implementation of a delayed least mean square adaptive filter. A novel partial product generator (PPG) is used for area-delay efficient implementation and to reduce the adaptation delay. This paper presents a strategy for optimized balanced pipelining across the time-consuming combinational blocks of the structure. From synthesis result, it has been found that the proposed design offers less area-delay product (ADP) and less energy delay product (EDP) than the best of the existing systolic structures, on average, for filter lengths N= 8, 16 and 32. An efficient fixed-state error is proposed. It has been shown that the steady state mean squared error obtained from the analytical result matches with the simulation result.


Keywords: Partial product generator, Adaptive filters, Least mean square algorithms, Adder structure, Modelsim


Edition: Volume 4 Issue 5, May 2015


Pages: 1575 - 1579



Make Sure to Disable the Pop-Up Blocker of Web Browser




Text copied to Clipboard!
Velloree Khuraijam, "Area Efficient Fixed-Point LMS Adaptive Filter", International Journal of Science and Research (IJSR), Volume 4 Issue 5, May 2015, pp. 1575-1579, https://www.ijsr.net/getabstract.php?paperid=SUB154569, DOI: https://www.doi.org/10.21275/SUB154569



Similar Articles

Downloads: 128 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 108 - 112

Design and Simulation of Four Stage Pipelining Architecture Using the Verilog

Rakesh M. R

Share this Article

Downloads: 99

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 3033 - 3036

FIR Interpolation Filter for Multi-Standard Digital Up Converter Using FPGA

Chaithra M. R., Yashwanth N

Share this Article

Downloads: 104

Case Studies, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2343 - 2346

Simulation of Different bit Carry-Skip Adder in Verilog

Sangeeta Rani, Sachin Kumar

Share this Article

Downloads: 105

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1743 - 1747

An Advanced Low Complexity Adaptive Filter for Echo Cancellation

Deepak Sharma, Nidhi Sharma

Share this Article

Downloads: 106

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1493 - 1496

Skein and Threefish Implementation on FPGA

Litty.P.Oommen, Anas A S

Share this Article
Top