Downloads: 110 | Views: 279
Review Papers | Electronics & Communication Engineering | India | Volume 4 Issue 6, June 2015 | Popularity: 6.8 / 10
A Review: Design and Simulation of Binary Floating Point Multiplier Using VHDL
Ujjwala V. Chaudhari, Prof A. P. Dhande
Abstract: Most of the DSP applications need floating point numbers multiplication. The possible ways to represent real numbers in binary format floating point numbers are, the IEEE 754 standard represents two floating point formats, Binary interchange format and Decimal interchange format. To improve speed multiplication of mantissa is done using specific multiplier replacing Carry Save Multiplier. To give more precision, rounding is not implemented for mantissa multiplication. The binary floating point multiplier is plane to do implemented using VHDL and it is simulated and synthesized by using ModelSim and Xilinx ISE software respectively. The result so got will be compare with the previous work done. Floating point multiplication is important in many commercial applications including financial analysis, banking, tax calculation, currency conversion, insurance, and accounting.
Keywords: floating point, ModelSim, Xilinx ISE, Binary interchange format, Decimal interchange format
Edition: Volume 4 Issue 6, June 2015
Pages: 169 - 171
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 128 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014
Pages: 108 - 112Design and Simulation of Four Stage Pipelining Architecture Using the Verilog
Rakesh M. R
Downloads: 99
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 3033 - 3036FIR Interpolation Filter for Multi-Standard Digital Up Converter Using FPGA
Chaithra M. R., Yashwanth N
Downloads: 104
Case Studies, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014
Pages: 2343 - 2346Simulation of Different bit Carry-Skip Adder in Verilog
Sangeeta Rani, Sachin Kumar
Downloads: 106
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 1493 - 1496Skein and Threefish Implementation on FPGA
Litty.P.Oommen, Anas A S
Downloads: 107
Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015
Pages: 1933 - 1936A Method of Error Detection and Correction Using Euclidean Geometry Low Density Parity Check Codes
Vrinda S Anand, Sukanya Sundaresh