Downloads: 105 | Views: 311

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 6, June 2015 | Popularity: 6.8 / 10

Rate This Article!      

Design of 8 x 8 Vedic Multiplier using Quaternary-Logic & Pipelining Architecture

Vivek D. Wanjari, Prof. R. N. Mandavgane, Prof. Shailesh Sakhare

Abstract: In recent years the growth of the portable electronic is forcing the designers to optimize the existing design for better performance. A multiplication is the important operation used in various applications like DSP processor, math processor and in various arithmetic circuits. In VLSI system the overall performance is strongly depends on the performance of arithmetic circuits like multiplier. Designers find the solution of these by implementing technique of calculation based on Indian Vedas mathematics called as Vedic multiplier, which offers simple way of multiplication. The multi valued logic (MVL) provides the key benefit of a higher density per integration circuit area compared to traditional two valued binary logic. All so the Quaternary logic offers the benefit of easy interfacing to binary logic because radix 4 allow for the use of simple encoding/decoding circuits. This paper present design of 8x8 Vedic multiplier using Tanner EDA tool & simulated using T-spice simulator. With the help of pipelining technique 8x8 Vedic multiplier circuit level has been proposed in these paper, as it does not increase the hardware that much, but which increase the speed and requires less computation gives us better speed. The two stages pipelining is used to optimize Delay and Power and compared with previously normal 8x8 Vedic multiplier results.

Keywords: VLSI, Multi-valued logic MVL, Quaternary logic, Vedic multiplier, Digital signals processing

Edition: Volume 4 Issue 6, June 2015

Pages: 1843 - 1847

Make Sure to Disable the Pop-Up Blocker of Web Browser

Click to Cite this Article

Similar Articles