International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 113 | Views: 292 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Review Papers | Electronics & Communication Engineering | India | Volume 4 Issue 1, January 2015 | Popularity: 6.8 / 10


     

High Speed Convolution and Deconvolution Algorithm based on Ancient Indian Vedic Mathematics

Priya Lad, Dr. A. A.Gurjar


Abstract: In Digital Signal Processing, the convolution and deconvolution with a very long sequence is ubiquitous in many application areas. Both operation consume much of time. So our focus to develope more advance and simpler techniques. This paper presents a direct method of computing the discrete linear convolution, circular convolution and deconvolution. The most significant aspect of the proposed method is the development of a multiplier and divider architecture based on Ancient Indian Vedic Mathematics sutras Urdhvatriyagbhyam and Nikhilam algorithm. The implementation of linear convolution and circular convolution using vedic mathematics is functionally verified using Modelsim software and analyze on Altera FPGA platform using Quartus 2 software, parameter like area, speed and power will be compared to their implementation using conventional multiplier & divider architectures.


Keywords: Convolution, Deconvolution, Vedic Mathematics, VHDL


Edition: Volume 4 Issue 1, January 2015


Pages: 1720 - 1722



Make Sure to Disable the Pop-Up Blocker of Web Browser




Text copied to Clipboard!
Priya Lad, Dr. A. A.Gurjar, "High Speed Convolution and Deconvolution Algorithm based on Ancient Indian Vedic Mathematics", International Journal of Science and Research (IJSR), Volume 4 Issue 1, January 2015, pp. 1720-1722, https://www.ijsr.net/getabstract.php?paperid=SUB15591, DOI: https://www.doi.org/10.21275/SUB15591



Similar Articles

Downloads: 136

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa, S. Salaiselvapathy

Share this Article

Downloads: 2 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Student Project, Electronics & Communication Engineering, India, Volume 10 Issue 9, September 2021

Pages: 122 - 125

Design of 256 x 256 bit Vedic Multiplier

Aishwarya K M, Dr. Kiran V

Share this Article

Downloads: 2 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2

Masters Thesis, Electronics & Communication Engineering, India, Volume 11 Issue 7, July 2022

Pages: 575 - 578

An FPGA-Based Implementation of Emotion Recognition Using EEG Signals

Sonia Stanley Louis, Dr. Mahantesh K.

Share this Article

Downloads: 61

Masters Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020

Pages: 1042 - 1046

Renovated 32 Bit ALU Using Hybrid Techniques

Manju Davis, Uma N

Share this Article

Downloads: 103

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 3221 - 3230

Implementation of RSA Cryptosystem Using Ancient Indian Vedic Mathematics

Shahina M. Salim, Sonal A. Lakhotiya

Share this Article
Top