Downloads: 116 | Views: 284 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 7, July 2015 | Popularity: 7.1 / 10
FPGA Implementation of MIL-STD-1553B Bus Protocol Controller for Aircrafts
Siji K., Saritha N. R
Abstract: Data buses are used in military applications to download information from the aircraft before launching of vehicle and coordinate information flow during the flight. Initially direct point-to-point wires were used to connect components in avionics systems. But when the complexity of the systems in the aircrafts began to increase, the wiring became both very complex and heavy. To overcome these difficulties, US Department of Defence published the 1553 serial data bus standard. MIL-STD-1553B is a widely popular, standard data bus that has been employed for data transmission in a variety of aerospace and defence systems. The entire control of the 1553 bus system is associated with in the Bus Controller (BC). The 1553B bus protocol controller is incorporated with a Manchester encoder and a Manchester decoder. In this work, protocol controller is implemented with the addition of other blocks such as protocol logic, arbitrator for meeting the demands of the protocol. The proposed system also incorporate memory management and processor interface logic. Here, the 1553B bus controller is modeled as a finite state machine in VHDL. Finally, all the components needed for the bus controller is integrated as a single block as a result area of utilization can be reduced. The proposed design is simulated in ModelSim and implemented onto a Xilinx based FPGA platform.
Keywords: MIL-STD-1553, Bus Controller BC, VHDL, ModelSim, FPGA
Edition: Volume 4 Issue 7, July 2015
Pages: 2556 - 2561
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 128 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014
Pages: 108 - 112Design and Simulation of Four Stage Pipelining Architecture Using the Verilog
Rakesh M. R
Downloads: 136
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016
Pages: 422 - 426An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor
R. Kiruthikaa, S. Salaiselvapathy
Downloads: 0
Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 2, February 2022
Pages: 313 - 315Fast Speed Base of Two Multiplication
Rohit Kumar
Downloads: 1
Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021
Pages: 1498 - 1500Design of Efficient Braun Multiplier for Arithmetic Applications
Telagamalla Gopi
Downloads: 2 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2
Masters Thesis, Electronics & Communication Engineering, India, Volume 11 Issue 7, July 2022
Pages: 575 - 578An FPGA-Based Implementation of Emotion Recognition Using EEG Signals
Sonia Stanley Louis, Dr. Mahantesh K.