Downloads: 128 | Views: 237
M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 8, August 2015 | Popularity: 6.3 / 10
Sum to Modified Booth Recoding Techniques for Efficient Design of the Fused Add-Multiply Operator
D.S. Vanaja, S. Sandeep
Abstract: Digital Signal Processing (DSP) applications carry out a large number of complex arithmetic operations. Multiplier plays an important role in high performance of the system, reduce the power and area. In this paper we focus on optimizing the design of Fused Add Multiply (FAM) operator for increasing performance. We introduce new techniques to implement the direct recoding of the sum of two numbers in its Modified Booth (MB) form. We propose a structured and efficient recoding technique and explore three different schemes by incorporating them in Fused Add Multiply (FAM) designs. Comparing the proposed FAM designs with existing recoding schemes, the proposed technique gives considerable reductions in terms of critical delay, power consumption and hardware complexity of the FAM unit.
Keywords: Add-Multiply operation, Arithmetic circuits, Modified Booth recoding, VLSI design
Edition: Volume 4 Issue 8, August 2015
Pages: 829 - 834
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 104
Case Studies, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014
Pages: 2343 - 2346Simulation of Different bit Carry-Skip Adder in Verilog
Sangeeta Rani, Sachin Kumar
Downloads: 105
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 1843 - 1847Design of 8 x 8 Vedic Multiplier using Quaternary-Logic & Pipelining Architecture
Vivek D. Wanjari, Prof. R. N. Mandavgane, Prof. Shailesh Sakhare
Downloads: 108 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Proposals or Synopsis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 2277 - 2280An Improved Feedthrough Logic for Low Power and High Speed Arithmetic Circuits
Avinash Singh, Dr. Subodh Wairya
Downloads: 110
Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015
Pages: 1847 - 1851Review on Floating Point Adder and Converter Units Using VHDL
Abhishek Kumar, Mayur S. Dhait
Downloads: 110
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 9, September 2016
Pages: 1631 - 1635Comparative Analysis of a Low Power and High Speed Hybrid 1-Bit Full Adder for ULSI Circuits
K. Mariya Priyadarshini, M. Naga Sabari