Downloads: 120 | Views: 286
Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 10, October 2015 | Popularity: 6.6 / 10
Performance of Generic and Recursive Pseudo Exhaustive Two-Pattern Generator
Akanksha Pandey, Pravin Tiwari
Abstract: The main objective of this research is to design a Built-in self-test (BIST) technique based on pseudo-exhaustive testing. Two pattern test generator is used to provide high fault coverage. To provides fault coverage of detectable combinational faults with minimum number of test patterns than the conventional exhaustive test pattern generation, increases the speed of BIST and may posses minimum Hardware Utilization. A Built-in self-test (BIST) is a commonly used design technique that allows a circuit to test itself. Built-in self-test (BIST) technique based on pseudo-exhaustive testing, two pattern test generator is used to provide high fault coverage. It is widely known that a large class of physical defects cannot be modeled as stuck-at faults. For example, a transistor stuck- open fault in a CMOS circuit can convert a combinational circuit under test (CUT) into a sequential one, while a delay fault may cause circuit malfunction at clock speed, although it does not affect the steady-state operation. Detection of such faults requires two-pattern tests. It is proposed to design a BIST circuit for fault detection using pseudo exhaustive two pattern generator using minimum hardware utilization and increasing the speed of BIST.
Keywords: BIST, RTL, TPG, CUT, RPET, GPET, VHDL
Edition: Volume 4 Issue 10, October 2015
Pages: 309 - 312
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 0
Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 5, May 2022
Pages: 1837 - 1841Leakage Reduction Technique for Scan Flip-Flop
Nayini Bhavani, Rahul D, Bhavani Kiranmai, J. Yeshwanth Reddy
Downloads: 2 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2
Masters Thesis, Electronics & Communication Engineering, India, Volume 11 Issue 7, July 2022
Pages: 575 - 578An FPGA-Based Implementation of Emotion Recognition Using EEG Signals
Sonia Stanley Louis, Dr. Mahantesh K.
Downloads: 99
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 3033 - 3036FIR Interpolation Filter for Multi-Standard Digital Up Converter Using FPGA
Chaithra M. R., Yashwanth N
Downloads: 100
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016
Pages: 2286 - 2288Realization of Programmable PRPG with Enhanced Fault Coverage Gradient
Lakshmi Asokan, Jeena Maria Cherian
Downloads: 105
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014
Pages: 779 - 782High Speed Advanced Encryption Standard Using Pipelining
Mradul Upadhyay, Utsav Malviya