Downloads: 122 | Views: 292 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 10, October 2015 | Popularity: 7.1 / 10
Design of Multimode Deinterleaver for different Wireless Communication Standards
Sarath Mohan K P, Sudeep Vasudevan
Abstract: The advancement in communication systems has reached a new level with the development of wireless devices. The data stream to be transferred has to undergo different error correcting techniques to ensure better reliability and security. Interleaving is a basic method to reduce the effect of burst errors. It is mostly implemented by permutation tables and complex mathematical equations. This paper presents a simple and robust architecture for address generation of deinterleaver used for different wireless communication standards. In order to reduce the silicon cost, hardware multiplexing is introduced. The traditional LUT based address generation is found to be unattractive in many aspects such as large sequential memory requirement, slowness in operation and enormous power consumption. The proposed design is capable of sharing the common hardware between the modules for band phase shift keying (BPSK), quadrature phase-shift keying (QPSK), 16-QAM, and 64-QAM. The algorithm for address generator of the deinterleaver is simplified and simulation results are provided in this paper. This novel technique supports each modulation scheme at different possible code rates. This work uses a finite state machine based architecture to generate addresses which contributes to adequate use of resources. With the increase in bandwidth requirements for communication, it has become necessary to include an address generation technique used for WLAN 802.11n in this work. The comparison between conventional method and proposed technique is made on the basis of power rating and equivalent gate count estimated using Xilinx ISE tool.
Keywords: Wireless communication standards, Deinterleaver, Hardware multiplexing, Finite state machine, Address Generator
Edition: Volume 4 Issue 10, October 2015
Pages: 1132 - 1137
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 100
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016
Pages: 2286 - 2288Realization of Programmable PRPG with Enhanced Fault Coverage Gradient
Lakshmi Asokan, Jeena Maria Cherian
Downloads: 111
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 1297 - 1302Design and Implementation of Efficient FSM for AHB Master and Arbiter
Muzammel Hoque, Owais Shah
Downloads: 112
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014
Pages: 1887 - 1890Design and Implementation of Argo And Falp Method on NOC and Their Analysis
A. Chezhiyan, M. R. Mahalakshmi
Downloads: 113
Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 866 - 868Design and Implementation of Efficient FSM for AHB Master and Arbiter
Muzammel Hoque, Owais Shah
Downloads: 116 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015
Pages: 2556 - 2561FPGA Implementation of MIL-STD-1553B Bus Protocol Controller for Aircrafts
Siji K., Saritha N. R